


# Sequential Constructiveness, SCL and SCCharts

Incorporating synchrony in  
conventional languages



Reinhard von Hanxleden (U Kiel)

14 March 2018, Collège de France

# Reactive Systems



# 1980s: Statecharts



[David Harel,  
*Statecharts: A Visual Formalism for Complex Systems*,  
Science of Computer Programming, 1987]

# 1990s: Many Statecharts


	Variant									
	1	2	3	4	5	6	7	8	9	10
graphical / textual	g	g	g	g	g	g	g	g/tg/t	g	g
negated trigger event	+	+	+	+	+	+	+	+	-	-
timeout event	+	-	-	-	-	-	-	+	+	9
timed transition	-	-	-	-	-	-	-	-	-	-
disjunction of trigger events	-	+	+	+	+	13	13	+	+	-

	Variant Number																				
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
graphical / textual	g	g	g	g	g	g	g	g/tg/t	g	g	g	g	g	g	g	g	g	g	g	g	g
negated trigger event	+	+	+	+	+	+	+	+	+	-	+	+	-	-	-	-	-	+	+	+	+
timeout event	+	-	-	-	-	-	-	+	+	9	-	-	+	+	4	4	4	4	4	4	4
timed transition	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	2	2	+	+
disjunction of trigger events	-	+	+	+	+	+	13	13	+	-	-	+	+	-	-	-	-	-	-	-	+
trigger condition	+	+	-	-	-	13	13	+	-	-	-	-	-	-	-	-	-	-	-	-	+
state reference	+	+	-	-	13	13	+	-	-	-	-	-	-	-	-	-	-	-	-	-	-
assignment to variable	+	+	-	-	13	13	+	-	-	-	-	-	-	-	-	-	-	-	-	-	+
inter-level transition	+	+	14	14	14	14	+	+	+	+	-	+	+	+	+	+	+	+	+	+	-
history mechanism	+	+	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
operational/denotatio...	-	o	o	o	o	o	11	d	d	d	d	d	d	d	d	d	d	d	o	o	?
compositional	-	-	-	-	-	-	-	+	+	+	+	-	-	-	+	+	+	+	+	+	+
synchrony hypothesis	+	+	+	+	+	+	+	+	+	+	+	+	+	+	-	-	-	8	8	-	-
deterministic	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
interleav./true concurr	i	i	i	i	i	i	i	i	i	i	i	i	i	i	t	t	t	t	15	15	?
discrete/contin. time	d	d	d	d	d	d	d	d	d	d	d	d	d	d	c	c	c	c	c	c	c
globally consistent	-	-	-	+	+	+	+	13	+	5	-	5	-	-	+5	+5	+5	+5	-	-	-
causal	+	+	+	+	-	+	+	+	+	12	+	+	+	+	+	+	+	+	+	+	+
instantaneous state	?	-	-	-	-	-	-	-	+	-	-	-	-	-	+	+	+	+	+	+	+
finite transition no.	?	+	+	+	+	+	+	+	+	-	+	+	+	+	+	+	+	-	-	+	+
priorities	-	-	14	14	14	14	10	10	-	-	+	-	-	+	-	-	-	-	-	-	+
non-preempt. interrupt	?	-	14	14	14	-	-	-	?	+	-	-	-	-	-	-	-	+	+	?	+
preemptive interrupt	?	+	14	14	14	+	+	+	+	+	-	+	+	+	-	-	-	+	+	+	+
distinc. int/ext. event	+	+	+	*	+	+	+	+	+	+	+	+	+	+	-	-	-	+	+	+	+
local event	-	-	-	-	-	-	-	+	+	+	+	-	-	-	-	-	-	-	-	-	+
discrete/contin. event	d	d	d	d	d	d	d	d	d	d	d	d	d	d	c	c	c	c	d	d	d


[Michael von der Beeck,  
*A Comparison of Statecharts Variants*,  
Formal Techniques in Real-Time and Fault-Tolerant Systems, LNCS 863, 1994]

# 1991: Argos

Main1 (a, start, stop) ()




Main2 (a, start, stop) ()



[Florence Maraninchi,  
*The Argos language: Graphical Representation of Automata and Description of Reactive Systems*, IEEE Workshop on Visual Languages, Kobe, Japan, 1991]

# 1995: SyncCharts, a.k.a. Safe State Machines



[Charles André,  
*SyncCharts: A Visual Representation of Reactive Behaviors*,  
Research Report 95-52, I3S, Sophia Antipolis, 1995]


# SCCharts – Motivation

# Limitations of Strict Synchrony

```
if (!x) {  
    x = true;  
}
```

Good C

# Limitations of Strict Synchrony



Bad SyncChart

Good SCChart

# Limitations of Strict Synchrony

```
present x else  
  emit x  
end
```

Bad Esterel

Good SCEst

# SCCharts – Motivation

Preserve nice properties of synchronous programming

- Determinacy
- Sound semantic basis
- Efficient synthesis

Reduce the pain

- Make it easy to adapt for mainstream programmer
- Reject only models where determinacy is compromised

# Model of Computation

# Sequential Constructiveness

Sequential control flow overrides „write before read“

Writes visible only to reads that are

1. sequential successors or
2. concurrent

[v. Hanxleden, Mendler, et al.,  
*Sequentially Constructive Concurrency—A Conservative Extension of the Synchronous Model of Computation*,  
ACM TECS '14]

# SCCharts – MoC

It's all about scheduling variable accesses within reaction ...

- Sequential accesses to  $x$ : unconstrained

- Concurrent accesses to  $x$  („iur protocol“):

init	$\Rightarrow$	updates	$\Rightarrow$	reads
$x = 1 \dots$	$x += 2 \dots$	$x += 5 \dots$	$y = x \dots$	$z = x$

- Concurrent accesses may lead to causality cycles – compiler must reject those

# SCCharts – MoC


SCChart / SCEst program is ...

... **SC**, „is sequentially constructive,“ if

1. there exist runs obeying iur protocol
2. all such runs produce same result

... **SCC**, „corresponds to sequentially constructive circuit,“ if it is SC and does not „speculate“

# Program Classes




# SCCharts – The Language(s)


Interface  
declaration


ABRO


**input bool** A,B,R  
**output bool** O = false


Initialization
























# SCChart Building Blocks



	Region	Trigger	Effect	Superstate	State
<b>Normalized Core SCCharts</b>					



## M2M Mappings


	Thread	Conditional	Assignment	Concurrency	Delay
SCL	$t$	$\text{if } (c) S_1 \text{ else } S_2$	$x = e$	$\text{fork } t_1 \text{ par } t_2 \text{ join}$	$\text{pause}$
SCG					

# Some Syntactic Sugar: Core SCCharts




	Region	Trigger	Effect	Superstate	State
<b>Normalized Core SCCharts</b>					


# More Syntactic Sugar: Extended SCCharts




# Compilation: Expand Signals




# Compilation: Expand Signals




# Expand During Action




# Expand Abort




# Core SCChart




# Normalized Core SCChart



# Normalized Core SCChart





# Corresponding SCG



# Taking Stock

SCCharts defined by M2M Transformations

- Extended SCCharts
- Core SCCharts
- Normalized Core SCCharts
- SCL/SCG



Normalized Core SCCharts	Region	Trigger	Effect	Superstate	State

	Thread	Conditional	Assignment	Concurrency	Delay
SCL	$t$	if (	$x = e$	fork join	pause
SCG					

# SCCharts – Pragmatics

# Key to Pragmatics: MVC

- A **model** represents knowledge
- A **view** is a (visual) representation of its model.  
It would ordinarily highlight certain attributes of the model and suppress others.  
It is thus acting as a **presentation filter**.
- A **controller** is the link between a user and the system.  
It provides the user with input by **arranging for relevant views to present themselves in appropriate places on the screen**.

[Trygve Reenskaug,  
*Models – Views – Controllers*,  
Xerox PARC technical note, 1979]

# Textual Modeling

SCChart model specified in .sctx

- Efficient editing
- Facilitates model comparison
- Easy revision control


Graphical **view** automatically synthesized  
with KIELER (**controller**)

- Customizable view
- Saves developer time

```
scchart ABRO {
    input signal A, B, R
    output signal O

    initial state ABthenO {

        initial state WaitAandB {
            region "HandleA" {
                initial state wA
                if A go to dA
                final state dA
            }
            region "HandleB" {
                initial state wB
                if B go to dB
                final state dB
            }
            join to done do O
            final state done
        }
        if R abort to ABthenO
    }
}
```



# SCCharts

<http://www.sccharts.com/>



# KIELER

The Key to Efficient Modeling

<http://www.rtsys.informatik.uni-kiel.de/en/research/kieler>



# Eclipse Layout Kernel

<https://www.eclipse.org/elk/>

All open source, under EPL license

# View Synthesis

Kieler-workspace - KIELER Model Repository/sccharts/sccharts-rvh/abro.sctx - KIELER

Diagram X

```
scchart ABRO {
    input signal A, B, R
    output signal O

    initial state ABthen0 {
        initial state WaitAandB {
            region "HandleA" {
                initial state wA
                if A go to dA

                final state dA
            }

            region "HandleB" {
                initial state wB
                if B go to dB

                final state dB
            }
            join to done do O
            final state done
        }
        if R abort to ABthen0
    }
}
```

ABRO

input signal A, B, R  
output signal O

ABthen0

WaitAandB

wA → dA

wB → dB

R → ABthen0

/ O → done

```
graph LR
    Start(( )) -- R --> ABthen0[ABthen0]
    ABthen0 --> WaitAandB[WaitAandB]
    subgraph WaitAandB
        direction TB
        wA((wA)) -- A --> dA((dA))
        wB((wB)) -- B --> dB((dB))
        dA --> done((done))
        dB --> done
    end
    WaitAandB -- "/ O" --> done
```

# Adding Region “HandleC”

Kieler-workspace - KIELER Model Repository/sccharts/sccharts-rvh/abro.sctx - KIELER

Diagram X

Quick Access

Diagram

input signal A, B, C, R  
output signal O

ABRO

ABthenO

WaitAandB

R

wA wB wC

dA dB dC

/O done

HandleA HandleB HandleC

wA if A go to dA  
final state dA

wB if B go to dB  
final state dB

wC if C go to dc  
final state dc

join to done do 0  
final state done

if R abort to ABthenO

HandleA {  
initial state wA  
if A go to dA  
final state dA  
}  
  
HandleB {  
initial state wB  
if B go to dB  
final state dB  
}  
  
HandleC {  
initial state wC  
if C go to dc  
final state dc  
}  
join to done do 0  
final state done  
}  
if R abort to ABthenO

The screenshot shows the KIELER Model Repository interface with two main panes. The left pane is a code editor for 'abro.sctx' containing Statechart-like pseudocode. The right pane is a 'Diagram' window titled 'ABRO' which contains a statechart diagram. The diagram features a region labeled 'WaitAandB' with three parallel regions: 'HandleA', 'HandleB', and 'HandleC'. Each parallel region has an initial state (wA, wB, wC) transitioning to a final state (dA, dB, dC) via events A, B, and C respectively. A red circular event 'R' is shown entering the 'WaitAandB' region. An output signal 'O' leads to a final state 'done'. The code editor shows the addition of 'HandleC' to the existing regions 'HandleA' and 'HandleB'. The code is as follows:

```
region "HandleA" {
    initial state wA
    if A go to dA
    final state dA
}

region "HandleB" {
    initial state wB
    if B go to dB
    final state dB
}

region "HandleC" {
    initial state wC
    if C go to dc
    final state dc
}
join to done do 0
final state done
}
if R abort to ABthen0
```

# Back to Original ABRO

Kieler-workspace - KIELER Model Repository/sccharts/sccharts-rvh/abro.sctx - KIELER

Diagram X

```
scchart ABRO {
    input signal A, B, R
    output signal O

    initial state ABthen0 {
        initial state WaitAandB {
            region "HandleA" {
                initial state wA
                if A go to dA

                final state dA
            }

            region "HandleB" {
                initial state wB
                if B go to dB

                final state dB
            }
            join to done do O
            final state done
        }
        if R abort to ABthen0
    }
}
```

ABRO

input signal A, B, R  
output signal O

ABthen0

WaitAandB

wA → dA

wB → dB

A → dA

B → dB

/ O → done

# Graphics-to-Text Navigation: Select Region

Kieler-workspace - KIELER Model Repository/sccharts/sccharts-rvh/abro.sctx - KIELER

Diagram X

```
scchart ABRO {
    input signal A, B, R
    output signal O

    initial state ABthen0 {
        initial state WaitAandB {
            region "HandleA" {
                initial state wA
                if A go to dA
                final state dA
            }

            region "HandleB" {
                initial state wB
                if B go to dB
                final state dB
            }
        }
        join to done do O
        final state done
    }
    if R abort to ABthen0
}
```

ABRO

input signal A, B, R  
output signal O

ABthen0

WaitAandB

wA

wB

dA

dB

R

A

B

/ O

done

# Graphics-to-Text Navigation: Select Transition

Kieler-workspace - KIELER Model Repository/sccharts/sccharts-rvh/abro.sctx - KIELER

Diagram X

```
scchart ABRO {
    input signal A, B, R
    output signal O

    initial state ABthen0 {
        initial state WaitAandB {
            region "HandleA" {
                initial state wA
                if A go to dA
                final state dA
            }
            region "HandleB" {
                initial state wB
                if B go to dB
                final state dB
            }
            join to done do O
            final state done
        }
        if R abort to ABthen0
    }
}
```

ABRO

input signal A, B, R  
output signal O

ABthen0

WaitAandB

wA

wB

dA

dB

R

A


B

/ O


done

```
graph TD; ABthen0[ABthen0] -- "R" --> ABthen0; ABthen0 -- "/" --> done(done); subgraph WaitAandB [WaitAandB]; subgraph HandleA [HandleA]; wA((wA)) -- A --> dA((dA)); end; subgraph HandleB [HandleB]; wB((wB)) -- B --> dB((dB)); end;
```


# View Filtering: Hide Declarations




# View Filtering: Collapse Regions




# Direction VH (Vertical-Horizontal)




# Change Layout: Direction HV




# Change Layout: Direction Down




# Change Layout: Direction Right




# Simulation – Initialization




# Simulation – Tick 1




# Simulation – Tick 1




# Simulation – Tick 2




# Simulation – Tick 3




# Simulation – Tick 3




# Simulation – Tick 4




# Simulation – Tick 5



# Simulation – Tick 5



# Simulation – Tick 6




# scCharts – Classroom-Tested




# SCCharts – Classroom-Tested

- 10.000 / 135.000 scChart nodes before/after normalization
- 650.000 lines of C-code
- Compiles in about 2 min's
- 2 ms reaction time




# SCCharts – Modeling Dataflow


# Dataflow View in ABRO




# Dataflow View in ABRO



# Dataflow View in ABRO




# Dataflow View, with Communication




[Wechselberg, Schulz-Rosengarten, Smyth, von Hanxleden  
*Augmenting State Models with Data Flow*  
Principles of Modeling – LNCS Festschrift on Edward Lee's 60th Birthday (to appear)]

# Dataflow View, with Communication




[Wechselberg, Schulz-Rosengarten, Smyth, von Hanxleden  
*Augmenting State Models with Data Flow*  
Principles of Modeling – LNCS Festschrift on Edward Lee's 60th Birthday (to appear)]

# Dataflow View, with Communication




[Wechselberg, Schulz-Rosengarten, Smyth, von Hanxleden  
*Augmenting State Models with Data Flow*  
Principles of Modeling – LNCS Festschrift on Edward Lee's 60th Birthday (to appear)]

# Dataflow View, with Communication



[Wechselberg, Schulz-Rosengarten, Smyth, von Hanxleden  
*Augmenting State Models with Data Flow*  
Principles of Modeling – LNCS Festschrift on Edward Lee's 60th Birthday (to appear)]



```

let node chrono (StSt, Rst) = (disp_1, disp_2) where
  automaton
    CHRONO ->
      do automaton
        STOP ->
          do s = 0 -> last s
          and m = 0 -> last m
          and run = false
          unless StSt continue START
        | START ->
          let d = 0 -> (pre d + 1) mod 100 in
          do s = if d < pre d
            then (last s + 1) mod 60
            else last s
          and m = if s < last s
            then (last m + 1) mod 60
            else last m
          and run = true
          unless StSt continue STOP
        end
        until Rst and not run then CHRONO
      end and
      automaton
    TIME ->
      do disp_1 = s
      and disp_2 = m
      until Rst and run then LAP
    | LAP ->
      do until Rst then TIME
    end
  end
end

```

Figure 2: A Chronometer

[Colaço, Pagano, Pouzet,  
*A Conservative Extension of Synchronous Dataflow with State Machines*,  
 EMSOFT'05]

kieler-workspace - SCCharts Modeling - KIELER Model Repository/lustre/chrono.lus - KIELER

Quick Access

motor.sct chrono.lus

```
1e node chrono (StSt:bool, Rst:bool)
2     returns (disp_1:int, disp_2:int);
3 var s: int;
4 var m: int;
5 var run: bool;
6 var d: int;
7 let
8 automaton
9     CHRONO ->
10    automaton
11        STOP ->
12            s = 0 -> pre s;
13            m = 0 -> pre m;
14            run = false;
15            unless StSt continue START;
16        I START ->
17            d = 0 -> (pre d + 1) mod 100;
18            s = if d < pre d
19                then (pre s + 1) mod 60
20                else pre s;
21            m = if s < pre s
22                then (pre m + 1) mod 60
23                else pre m;
24            run = true;
25            unless StSt continue STOP;
26        end;
27        until Rst and not run then CHRONO;
28    end;
29 automaton
30 TIME ->
31     disp_1 = s;
32     disp_2 = m;
33     until Rst and run then LAP;
34 I LAP ->
35     until Rst then TIME;
36 end;
```

Writable Insert 8 : 9

kieler-workspace - SCCharts Modeling - KIELER Model Repository/lustre/chrono.lus - KIELER

Quick Access

Diagram

```

1 node chrono (StSt:bool, Rst:bool)
2   returns (disp_1:int, disp_2:int);
3 var s: int;
4 var m: int;
5 var run: bool;
6 var d: int;
7 let
8 automaton
9   CHRONO ->
10    automaton
11      STOP ->
12        s = 0 -> pre s;
13        m = 0 -> pre m;
14        run = false;
15        unless StSt continue START;
16        I START ->
17          d = 0 -> (pre d + 1) mod 100;
18          s = if d < pre d
19            then (pre s + 1) mod 60
20            else pre s;
21          m = if s < pre s
22            then (pre m + 1) mod 60
23            else pre m;
24          run = true;
25        unless StSt continue STOP;
26      end;
27      until Rst and not run then CHRONO;
28    end;
29 automaton
30 TIME ->
31   disp_1 = s;
32   disp_2 = m;
33 until Rst and run then LAP;
34 I LAP ->
35   until Rst then TIME;
36 end;

```


[Clement Pascutto (ENS), Internship project at Kiel]



## Diagram



```
Input bool StSt , Rst
output int disp_1 , disp_2
int s , m , d
bool run
```



Paper (Black/White)

Shadow

Show hidden Elements

#### Label Management

Strategy:

Original Labels

Truncate

Semantic Soft Wrapping

Priorities

Shortening Width: 200

Initially collapse all regions

Remember collapse/expansion

#### Debugging

Show Induced Dataflow

Show Dataflow I/O:

None

Local

All

Show SCG Dependencies

Dependency Types:

Elements

Regions

#### Layout

Direction:

HV

VH


Down

Right

# From C to SCCharts

# Extracting Visual Models from C

```
1 int main(int a) {  
2     int b = 10, c = 6;  
3     if (a > 4) {  
4         a = a - 1;  
5     } else {  
6         a = c + 3;  
7     }  
8  
9     while (a <= b) {  
10        a = a + 1;  
11        if (a == c) {  
12            a = b * 2;  
13        }  
14    for (int i = 0; i < b; i = i + 1) {  
15        a = i * 2;  
16    }  
17    return a;  
18 }
```




[Smyth, Lenga, von Hanxleden,  
*Model Extraction of Legacy C Code in SCCharts, ISoLA DS 2016*]

```

int fib(int n) {
    int fl = 0, fh = 1;
    if (n<=1) { fh = n; }
    else {
        for (int i=2; i<=n; i++) {
            int tmp = fh;
            fh += fl;
            fl = tmp;
        }
    }
    return fh;
}

```



```

1 int main(int argc, char** argv) {
2     int a, b;
3     if (argc>0) {
4         a = atoi(argv[0]);
5     } else {
6         a = 0;
7     }
8     b = fib(a);
9     return b;
10}

```


input int argc  
 input string argv  
 int a, b  
 output int ret

```

11 int fib(int n) {
12     int fl = 0, fh = 1;
13     if (n<=1) { fh = n; }
14     else {
15         for (int i=2; i<=n; i++) {
16             int tmp = fh;
17             fh += fl;
18             fl = tmp;

```

main



```

1 typedef struct {
2     char _GO;
3     char g7;
4     ...
5 } TickData1;
6
7 void reset1(TickData1 *d) {
8     d->pg12 = 0;
9     d->_GO = 1;
10    d->_TERM = 0;
11 }
12
13 void tick1(TickData1 *d) {
14     tickLogic1(d);
15     d->_GO = 0;
16     d->pg12 = d->g12;
17 }
18
19     void tickLogic1(TickData1 *d) {
20         d->g7 = d->_GO;
21         if (d->g7) {
22             d->fl = 0;
23             d->fh = 1;
24         }
25         d->_cg7 = d->n <= 1;
26         d->g8 = d->g7 && d->_cg7;
27         if (d->g8) {
28             d->fh = d->n;
29         }
30         d->g13 = d->pg12;
31         d->g10 = d->g7 && !d->_cg7;
32         if (d->g10) {
33             d->_fib_int_local_i = 2;
34         }
35         d->_cg11 =
36             d->_fib_int_local_i <= d->n;
37         d->g12 = d->g11 && d->_cg11;
38         if (d->g12) {
39             d->_fib_int_local_tmp = d->fh;
40             d->fh = d->fh + d->fl;
41             d->fl = d->_fib_int_local_tmp;
42             d->_fib_int_local_i =
43                 d->_fib_int_local_i + 1;
44         }
45         d->g9 = d->g11 &&
46             !d->_cg11 || d->g8;
47         if (d->g9) {
48             d->ret = d->fh;
49             d->_TERM = 1;
50         }
51     }

```

```

1 typedef struct {
2     char _GO;
3     char g7;
4     ...
5 } TickData1;
6
7 void reset1(TickData1 *d) {
8     d->pg12 = 0;
9     d->_GO = 1;
10    d->_TERM = 0;
11 }
12
13 void tick1(TickData1 *d) {
14     tickLogic1(d);
15     d->_GO = 0;
16     d->pg12 = d->g12;
17 }

```

```


18 void tickLogic1(TickData1 *d) {
19     d->g7 = d->_GO;
20     if (d->g7) {
21         d->fl = 0;
22         d->fh = 1;
23     }
24     d->cg7 = d->n <= 1;
25     d->g8 = d->g7 && d->cg7;
26     if (d->g8) {
27         d->fh = d->n;
28     }
29     d->g13 = d->pg12;
30     d->g10 = d->g7 && !d->cg7;
31     if (d->g10) {
32         d->_fib_int_local_i = 2;
33     }
34     d->g11 = d->g13 || d->g10;

```

```

35     d->cg11 =
36         d->_fib_int_local_i <= d->n;
37     d->g12 = d->g11 && d->cg11;
38     if (d->g12) {
39         d->_fib_int_local_tmp = d->fh;
40         d->fh = d->fh + d->fl;
41         d->fl = d->_fib_int_local_tmp;
42         d->_fib_int_local_i =
43             d->_fib_int_local_i + 1;
44     }
45     d->g9 = d->g11 &&
46         !d->cg11 || d->g8;
47     if (d->g9) {
48         d->ret = d->fh;
49         d->_TERM = 1;
50     }
51 }


```



# SCCharts Wrap-Up


## Language

- 5 core constructs
- Smörgåsboard of extensions



## Model of Computation

- Relaxed synchrony
- Still determinate
- Can model C programs



## Compilation

- M2M transformations
- Stress-tested in KIELER



Still plenty of things to do: Variants on SC MoC, optimize code generation, pragmatics improvements for schedulability analysis, ...

# Code Generation


# Downstream Compilation

So far, two alternative compilation strategies from SCL/SCG to C/VHDL


	Dataflow	Priority
Accepts instantaneous loops	-	+
Can synthesize hardware	+	-
Can synthesize software	+	+
Size scales well (linear in size of SCChart)	+	+
Speed scales well (execute only active parts)	-	+
Instruction-cache friendly (good locality)	+	-
Pipeline friendly (little/no branching)	+	-
WCRT predictable (simple control flow)	+	+/-
Low execution time jitter (simple/fixed flow)	+	-

[von Hanxleden, Duderstadt, Motika, et al.,  
*SCCharts: Sequentially Constructive Statecharts for Safety-Critical Applications*,  
PLDI'14]


# Compilation Option 1: Dataflow





# Dataflow SCG



# Compilation Option 2: Priority-Based




# Compilation Option 2: Priority-Based



# Priority-Based C Code

```
int tick() {  
  
    tickstart(7);  
    fork1(_region_0,_region_1, 3) {  
        _region_0:  
        O = 0;  
        pause;  
        goto _region_0;  
  
    } par {  
        _region_1:  
        fork1(_region_2,_region_3, 2) {  
            _region_2:  
            prio(6);  
            pause;  
            if(R){  
  
            } else {  
                prio(3);  
                goto _region_2;  
            }  
  
        } par {  
            _region_3:  
            fork1(HandleB,HandleA, 1) {  
                HandleB:  
                prio(5);  
                pause;  
                if(R){  
  
                } else {  
                    if(B){  
  
                    } else {  
                        prio(2);  
                        goto HandleB;  
                    }  
                }  
  
            } par {  
                HandleA:  
                prio(4);  
                pause;  
                if(R){  
  
                } else {  
                    if(A){  
  
                    } else {  
                        } join2(2, 5);  
                        if(R){  
  
                        } else {  
                            O |= 1;  
                        }  
                    } join2(3, 6);  
                    prio(3);  
                    goto _region_1;  
                } join1(7);  
            } tickreturn();  
        }  
    }  
}
```

# SCCharts and Time



- Synchrony Hypothesis:  
Outputs are synchronous with inputs
- Computation "does not take time"
- Actual computation time does not influence result
- Sequence of outputs **determined** by inputs

# Synchronous Execution

```
Initialize Memory  
for each input event do  
    Compute Outputs  
    Update Memory  
end
```

```
Initialize Memory  
for each clock tick do  
    Read Inputs  
    Compute Outputs  
    Update Memory  
end
```

**Fig. 1** Two common synchronous execution schemes: event driven (left) and sample driven (right).

[Benveniste et al., *The Synchronous Languages Twelve Years Later*, Proc. IEEE, 2003]

# Multiform Notion of Time


*Only the simultaneity and precedence of events are considered.*

*This means that the physical time does not play any special role.*

*This is called multiform notion of time.*

[<https://en.wikipedia.org/wiki/Esterel>]

# Packaging Physical Time as Events



[Timothy Bourke, SYNCHRON 2009]

Event "HMS": 100 µsec have passed since last HMS

Event "TMS": 1000 µsec have passed since last TMS

# A Problem With That ...





Fig. 4: Granularity of timing inputs


[Timothy Bourke, SYNCHRON 2009]

# Dynamic Ticks


- Recall logical time:



- Physical time,  
time-triggered:



- Physical time,  
dynamic ticks:



[von Hanxleden, Bourke, Girault,

*Real-Time Ticks for Synchronous Programming*, FDL'17]

# SCCharts Textual Representation

```
/** Controller for stepper motor
 */

scchart MOTOR {
    output int currentUsec = 0; // [usec] Current simulated time;
        // when deployed, this should be input
    output int wakeUsec; // [usec] Time for next wake-up

    input bool accel, decel; // Increase/decrease speed
    input bool stop; // Emergency stop - sets (angular) speeds to 0

    output bool motor = false; // Motor pulse
    output float v; // [cm/sec] Robot speed
    output int pMotorUsec; // [usec] Half period for motor

    int pSetSpeedsMaxUsec = 500000; // [usec] Maximum period of speed control loop
    int pSetSpeedsMinUsec = 400000; // [usec] Minimum period of speed control loop
    output int pUsec; // [usec] Previous period (delta of wake-up times)
    output int pMinUsec = pSetSpeedsMaxUsec; // [usec] Minimum period

    float dV = 2; // [cm/sec] Delta v applied during one speed
                    // control loop cycle
    float vMax = 20; // [cm/sec] Max speed of left/right motor
    float cmPerHalfPeriod = 1; // [cm] Distance traveled by motor per half period
                                // (duration of true or false)
```

```

/** Controller for stepper motor
*/
scchart MOTOR {
    output int currentUsec = 0; // [usec] Current simulated time; when deployed, this should be input
    output int wakeUsec; // [usec] Time for next wake-up

    input bool accel, decel; // Increase/decrease speed
    input bool stop; // Emergency stop - sets (angular) speeds to 0

    output bool motor = false; // Motor pulse
    output float v; // [cm/sec] Robot speed
    output int pMotorUsec; // [usec] Half period for motor

    int pSetSpeedsMaxUsec = 500000; // [usec] Maximum period of speed control loop
    int pSetSpeedsMinUsec = 400000; // [usec] Minimum period of speed control loop
    output int pUsec; // [usec] Previous period (delta of wake-up times)
    output int pMinUsec = pSetSpeedsMaxUsec; // [usec] Minimum period

    float dV = 2; // [cm/sec] Delta v applied during one speed control loop cycle
    float vMax = 20; // [cm/sec] Max speed of left/right motor
    float cmPerHalfPeriod = 1; // [cm] Distance traveled by motor per half period (duration of true or false)

// =====
region SetSpeeds:
initial state SetSpeeds "" {
    // Possible syntax, to replace the clk flag and the GenClk region,
    // and not having to condition delayed triggers with "clk &":
    // clock type = soft, min = pSetSpeedsMinUsec, max = pSetSpeedsMaxUsec
    bool clk; // Local clock

// =====
region ProcessInputs:
initial state Init
--> Running immediate;

state Running {
    entry / v = 0;
}

// =====
region CalcV:
initial state Pause
--> Accel with clk & accel & !decel
--> Decel with clk & decel & !accel;

state Accel
--> CheckMax immediate with / v += dV;

state Decel
--> CheckMin immediate with / v -= dV;

state CheckMax
--> SetPeriod immediate with v <= vMax
--> SetPeriod immediate with / v = vMax;

state CheckMin
--> SetPeriod immediate with v >= -vMax
--> SetPeriod immediate with / v = -vMax;

state SetPeriod
--> Pause immediate with v == 0 / pMotorUsec = 0
--> Pause immediate with / pMotorUsec =
' (int) (1000000 * cmPerHalfPeriod / v)';
}
o-> Running with clk & stop / pMotorUsec = 0;

```

# Now use KIELER to synthesize graphical scChart with ELK and simulate ...

```

// =====
region GenClk:
initial state GenClkState {
    int myWakeMinUsec, myWakeMaxUsec;

initial state Init
--> AssertWakeTime immediate with / clk = true;
myWakeMinUsec = currentUsec + pSetSpeedsMinUsec;
myWakeMaxUsec = currentUsec + pSetSpeedsMaxUsec;

connector state AssertWakeTime
--> Pause immediate with / wakeUsec = myWakeMaxUsec; // Initialize wakeUsec
@layout[layerConstraint] LAST
state Pause
--> AssertWakeTime with currentUsec < myWakeMinUsec / clk = false
--> lmt;
};

// =====
region CtrlMotor:
initial state CtrlMotor "" {
    // Possible syntax, to replace the clk flag and the GenClk region,
    // and not having to condition delayed triggers with "clk &":
    // clock type = hard, min = 1000000 * cmPerHalfPeriod / vMax // = 50000
    bool clk; // Local clock

// =====
region GenClk:
initial state GenClkState "" {
    int myWakeUsec;

initial state Stopped
--> AssertWakeTime immediate with pMotorUsec > 0 / myWakeUsec = currentUsec +
pMotorUsec; clk = true;


connector state AssertWakeTime
--> Running immediate with / wakeUsec min= myWakeUsec; // Initialize wakeUsec
@layout[layerConstraint] LAST
state Running
--> ResetClock with / clk = false;
connector state ResetClock
--> AssertWakeTime immediate with pMotorUsec > 0 & currentUsec < myWakeUsec
--> Stopped immediate;
};


// =====
region Motor:
initial state Low
--> High with clk / motor = true;

state High
--> Low with clk / motor = false;
};

// =====
region SimTime:
initial state SimTimeState "" {
    during / pUsec = currentUsec;
    currentUsec = pre(wakeUsec);
    pUsec = currentUsec - pUsec;
    pMinUsec min= pUsec;
};
}

```





[Wechselberg, Schulz-Rosengarten, Smyth, von Hanxleden

*Augmenting State Models with Data Flow*

Principles of Modeling – LNCS Festschrift on Edward Lee's 60th Birthday (to appear)]