

Evolution of Microprocessors


Olivier Temam
INRIA Saclay

What Is The Goal of A Microprocessor ?

- Executing any algorithm:
 - Computations
 - Evaluating logic expressions
 - Storing data

```
A=0  
Label:  
    A=A+1  
    if (A<5) goto Label
```


This is All We Need



NOT


A	Z
0	1
1	0

0: false
1: true




AND

A	B	Z
0	0	0
0	1	0
1	0	0
1	1	1




OR

A	B	Z
0	0	0
0	1	1
1	0	1
1	1	1




- Can build any logic function (Shannon)




Logic & Computational Circuits




ABC




rxy



The Heart of the Processor: ALU




c_1	c_0	ALU
0	0	ADD
0	1	AND
1	0	NOT
1	1	<i>d</i>



- ALU: Arithmetic and Logic Unit
- Embryo of instruction set:
 - ADD, AND, NOT


Connecting Several Operators



- Barriers (Registers): separation and memorization


Complex Circuits

$$\begin{array}{r} \\ \\ \\ \\ \\ \\ \\ \hline + \\ + \\ + \\ \hline 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \end{array}$$





- Multiplier as a function

Complex Circuits









- Multiplier as a sequence of operations



Controlling Complex Circuits





Converting an Algorithm into a Circuit



Multiplier Control Circuit



Generalization ?



Generalization ?


Init

If ($Op2_i == 1$)
goto Fin?


Result += Op1

If (End)
goto ...

Shift Op1, Op2




IAS - 1946



IAS - 1946



Instruction



IAS - 1946

$AC \leftarrow AC + M(X)$

$AR \leftarrow PC$


$DR \leftarrow M(AR)$

$IR \leftarrow DR(0:7)$
 $AR \leftarrow DR(8:19)$


$DR \leftarrow M(AR)$

$AC \leftarrow AC + DR$


$PC \leftarrow PC + 1$



Processors (Intel 4004, 1971)



Intel 4004 - 1971



740kHz, 2250 transistors

Intel Ivy Bridge - 2013



3.5GHz, 1.4 Billion transistors


IAS – Instruction Set

- Very few instructions
 - $AC \leftarrow M(X)$
 - $M(X) \leftarrow AC$
 - goto $M(X)$
 - if $AC \geq 0$ goto $M(X)$
 - $AC \leftarrow AC \ +/- \ M(X)$
 - $AC.MQ \leftarrow MQ \ \times/\div \ M(X)$
 - $AC \leftarrow AC \ \ll/\gg \ 1$
 - $M(X, 8:19) \leftarrow AC(0:11)$


IBM S/360 – 1964

- Huge number of instructions

- type of data
- methods for accessing memory
- variable-size instructions
- diversity of operations
- compound instructions
- ...




IAS




IBM S/360

It's All About the Technology



- More transistors
- **Faster switching (faster clock)**


CISC vs. RISC



- CISC: **Complex** Instruction Set Computer
- RISC: **Reduced** Instruction Set Computer


Long Clock Cycle \approx One Instruction

- Fetch instruction
- Decode instruction
- Compute
- Write result




But Speed = Short Cycles

- Fetch instruction
- Decode instruction
- Compute
- Write result



Fast Clock = Pipelining

- Fetch instruction
- Decode instruction
- Compute
- Write result



WB Data

Instruction 1
Instruction 2
Instruction 3
Instruction 4

Inst 1
Inst 2
Inst 3
Inst 4


Inst 1
Inst 2
Inst 3

Inst 1
Inst 2

Inst 1

Architects More (Too ?) Ambitious


- **Superscalar processors:**
Several instructions in parallel



Inst 1 Inst 1
Inst 2 Inst 2
Inst 3 Inst 3
Inst 4 Inst 4


Inst 5
Inst 6
Inst 7
Inst 8

Processor Too Fast vs. Memory



- Increasing Processor/Memory gap



Bridge Gap: Cache Memory



- Instructions and data reused many times



Performance (In Theory...)

Performance (...In Practice)



- But, cycle: 1.3×10^{-6} sec. \Rightarrow 2.8×10^{-10} sec.


1st Technology Shock: Clock Scaling



Multi-Cores
GPUs

- Nb transistors keeps increasing

2nd Shock: Dark Silicon





Emre Ozer, ARM, Consultation meeting, Brussels, Nov. 2009


- Cannot use all transistors
- Multi-Cores ?



Specialization: Towards Heterogeneous Multi-Cores




Accelerators




- Huge energy ratio proc./specialized circ.
- Compatible with Dark Silicon


Which Accelerators ?





GPUs



Heterogeneous multi-cores



FPGAs
CGRAs



More efficient
More specialized

- Flexibility/Efficiency tradeoff ?

Thank You !